Reiner W. Hartenstein, Helmut Reinig: Novel Sequencer Hardware for High-speed Signal Processing; Workshop on Design Methodologies for Microelectronics
نویسندگان
چکیده
The paper presents a novel kind of sequencer hardware, called data sequencer. For many signal processing, multimedia, and other high-performance applications the new sequencer drastically reduces processor-to-memory bandwidth requirements, compared to conventional instruction sequencers. The data sequencer coordinates the parallel operation of multiple address generators, each providing independent access to structured data completely under hardware control. The paper describes principles and the hardware design of the data sequencer and draws comparisons to related speed-up approaches.
منابع مشابه
A Two-Level Hardware/Software Co-Design Framework for Automatic Accelerator Generation
This paper presents a novel hardware/software Co-Design framework CoDe-X for automatic generation of Xputer based accelerators. CoDe-X accepts C-programs and carries out both, the host/accelerator partitioning for performance optimization, and (second level) the parameter-driven sequential/structural partitioning of the accelerator source code to optimize the utilization of its reconfigurable d...
متن کامل-16 (of 16) - 6. Future Work 7. Conclusions
A large potential to accelerate scientific algorithms lies in a hardware structure, which is a direct match to the structure of the algorithm. The MoM-3 is a universal accelerating co-processor, which can be configured to implement performace critical parts of an algorithm directly in hardware. The MoM-3 architecture supports fine grain parallelism by use of a highly reconfigurable ALU (rALU), ...
متن کاملData Sequencer
This paper presents a reconfigurable machine for applications in image or video compression. The machine can be used stand alone or as a universal accelerator co-processor for desktop computers for image processing. It is well suited for image compression algorithms such as JPEG for still pictures or for encoding MPEG movies. It provides a much cheaper and more flexible hardware platform than s...
متن کاملDesign of an Address Generator
This paper describes our experiences with the hardware description language Verilog during the development of the Xputer prototype. At first it introduces the novel non-von Neumann architecture of the Xputer, its need for efficient address generation and the basic structure of the Generic Address Generator. After a short introduction to Verilog, we discuss the problems with this hardware descri...
متن کاملA Novel Universal Sequencer Hardware
This paper introduces a powerful novel sequencer hardware for controlling computational machines and for structured DMA (direct memory access) applications. The paper introduces the principles and the design of a novel class of this sequencer hardware which supports two-dimensional memory address space or at least the two-dimensional visualization of the traditional one-dimensional address spac...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1995